

MICROPROCESSOR WITH HARDWARE CONTROLLED  
POWER MANAGEMENT

ABSTRACT OF THE DISCLOSURE

5 A processing unit includes a plurality of subcircuits and circuitry for generating clock signals thereto. Detection circuitry detects the assertion of a control signal and disabling circuitry is operable to disable the clock signals to one or more of the subcircuits responsive to the control signal.